Verilogでの算術シフト - ハブ君の寝言

シフトは a = b >> c; |||verilog| wire a,b,c; b = 8'hff; c = 8'h01; a = b >> c; ..