Understand TPU architecture, including systolic arrays, TensorCores, MXUs, Pods, slices, Multislice, SparseCores, and twisted torus topologies for ML acceleration.