I want to understand how to rename signals for module ports in Chisel3 generated verilog code. An example of what I am trying to do can be found on slide 6 on link. As I understand in older version...