GitHub - chipsalliance/verible: Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server

Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server - chipsalliance/verible
github.com github.com