GitHub - sgherbst/svinst: Determines the modules declared and instantiated in a SystemVerilog file

Determines the modules declared and instantiated in a SystemVerilog file - sgherbst/svinst
github.com github.com