GitHub - syntacore/scr1: SCR1 is a high-quality open-source RISC-V MCU core in Verilog
SCR1 is a high-quality open-source RISC-V MCU core in Verilog - syntacore/scr1
github.com