I am new to Yosys and synthesis but what I want to achieve is to get the number of gates and transistors after the design unit has undergone synthesis. How do I achieve that?