Formal extensions to Verilog - YosysHQ SBY documentation