UVM Adder Example - VLSI Verify
Adder design produces the resultant addition of two variables on the positive edge of the clock. A reset signal is used to clear out signal.