See how basic SystemVerilog concepts can be used to develop testbench structure to verify a simple design. Learn where interface, mailbox, classes, drivers and other components are used !