Running Auto-Vectorized Program on RISC-V Vector RTL Simulator | Luffca
In order to utilize the RISC-V "V" vector extension (RVV), we have built programs using LLVM/Clang automatic vectorization and ran them on RTL simulator of Vicuna, which complies with the RVV specification v1.0.